



EXPERIMENT 8

Encoders & Application to a 7-Segment Display Driver

Department of Electrical & Computer Engineering

I. OBJECTIVES:

- Examine encoders and their applications.
- Examine the characteristics of a decimal-to-BCD priority encoder.
- Design an 8-to-3 line priority encoder in schematic mode and test it on a target board.
- Create a macro for a 7-segment decoder with active-HIGH outputs using VHDL.
- Utilizing a created macro, design a circuit in schematic mode to display a decimal digit on a 7-segment display.

II. MATERIALS:

- Xilinx Vivado software, student or professional edition V2018.2 or higher.
- IBM or compatible computer with Pentium III or higher, 128 M-byte RAM or more, and 8 G-byte Or larger hard drive.
- BASYS 3 Board.

III. DISCUSSION:

As we saw in the previous experiment, a decoder identifies or detects a particular binary number or code. Encoding is the opposite process of decoding. An encoder has a number of input lines (up to 2^n), only one of which is activated at any given time, and produces the n -bit output code for the input selected. For example, consider an 8-to-3 encoder. When one of its eight inputs is activated, the output will be a 3-bit binary number (code) corresponding to that input.

If two or more inputs are activated at the same time, which one of the inputs should be encoded and reflected on the outputs? This is when priority is used in the encoder design. When multiple inputs are activated, priority specifies which input will get selected to produce the output code.

A common application of encoders is in the keyboards of calculators and computer systems to convert key-presses to binary numbers or to codes such as BCD or ASCII.

The 8-to-3 Line Encoder with Active-LOW Inputs

The 8-to-3 (octal-to-binary) encoder accepts eight input lines and produces a unique 3-bit output code for each set of inputs. Table 9.1 below describes the function of this encoder. Note the active-low inputs, as could be obtained from a keypad with normally-open contacts to ground.

Inputs								Outputs			
\bar{A}_0	\bar{A}_1	\bar{A}_2	\bar{A}_3	\bar{A}_4	\bar{A}_5	\bar{A}_6	\bar{A}_7		O_2	O_1	O_0
X	1	1	1	1	1	1	1		0	0	0
X	0	1	1	1	1	1	1		0	0	1
X	1	0	1	1	1	1	1		0	1	0
X	1	1	0	1	1	1	1		0	1	1
X	1	1	1	0	1	1	1		1	0	0
X	1	1	1	1	0	1	1		1	0	1
X	1	1	1	1	1	0	1		1	1	0
X	1	1	1	1	1	1	0		1	1	1

Table 9.1 Truth Table for the Octal-to-Binary Encoder

The Decimal-to-BCD Priority Encoder

The SN54/74LS147 and the SN54/74LS148 are Priority Encoders. They provide priority decoding of the inputs to ensure that only the highest order data line is encoded. Both devices have data inputs and outputs which are active at the low logic level.

The LS147 encodes nine data lines to four-line (8-4-2-1) BCD. The implied decimal zero condition does not require an input condition because zero is encoded when all nine data lines are at a high logic level. Figure 9.2 is the truth-table for a decimal-to-BCD priority-encoder (such as the 74147 TTL chip). It has nine active-low inputs representing decimal numbers 1 through 9. The encoder produces the inverted BCD code corresponding to which of the nine inputs is activated.

Inputs									Outputs				
\bar{A}_1	\bar{A}_2	\bar{A}_3	\bar{A}_4	\bar{A}_5	\bar{A}_6	\bar{A}_7	\bar{A}_8	\bar{A}_9		\bar{O}_3	\bar{O}_2	\bar{O}_1	\bar{O}_0
1	1	1	1	1	1	1	1	1		1	1	1	1
X	X	X	X	X	X	X	X	0		0	1	1	0
X	X	X	X	X	X	X	0	1		0	1	1	1
X	X	X	X	X	X	0	1	1		1	0	0	0
X	X	X	X	X	0	1	1	1		1	0	0	1
X	X	X	X	0	1	1	1	1		1	0	1	0
X	X	X	0	1	1	1	1	1		1	0	1	1
X	X	0	1	1	1	1	1	1		1	1	0	0
X	0	1	1	1	1	1	1	1		1	1	0	1
0	1	1	1	1	1	1	1	1		1	1	1	0



Table 9.2 Truth Table for a Decimal-to-BCD Priority Encoder (74147)

Note the “don’t-cares” (Xs) in the truth table. They imply that, if two inputs are activated simultaneously, only the highest data line is encoded. For example, if lines A1 and A5 are activated at the same time, A5 will be encoded producing the output 1010 (which is 0101 inverted, or BCD 5). That’s why it’s called a “priority” encoder. Moreover, the implied decimal zero condition requires no inputs since zero is encoded when all nine data lines are at HIGH. For a more detailed discussion of encoder circuits, refer to your digital textbook.



7-Segment Display

A 7-segment display is composed of seven bars (the segments; either LED or LCD) that can be individually activated to emit light. Such a display can show digits from 0 to 9, as well as a few letters (A, b, C, d, E, F, H, L, P, S, U, Y), a minus sign (-) and a decimal point. For a common-cathode 7-segment LED display, the “common” input is connected to GND, and a HIGH on any segment-input will light up that segment. For a common-anode display, the common-input is connected to a HIGH, and a LOW on a segment-input lights the segment. Figure 9.1 (a) and (b) show how the seven segments are arranged.

7-segment display



A: B: C: D: E: F:



The Xilinx target board is using Common Cathode 7-segment display chips.

7-Segment Decoder

7-segment decoder is not available in the symbol library of the Xilinx software, so we will design one. We will design the decoder with active-high outputs for a common-cathode display. The lit display segments for each digit from 0 to 9 are given in the following truth table:

BCD to 7-Segment Decoder Driver (74LS47) Table

Decimal Number	Inputs				Outputs						
	D ₃	D ₂	D ₁	D ₀	a	b	c	d	e	f	g
0											
1											
2											
3											
4											
5											
6											
7											
8											
9											
Invalid											
Invalid											
Invalid											
Invalid											
Invalid											
Invalid											

Table 9.3 Truth Table for a 7-Segment Decoder with Active-High Outputs

Note that the outputs of this decoder are all LOW for invalid (mv) BCD codes. Based on the above truth table, we can derive the Boolean equations for the outputs using K-maps or Boolean algebra:

$$a = \bar{D}_3 D_1 + \bar{D}_2 \bar{D}_1 \bar{D}_0 + D_3 \bar{D}_2 \bar{D}_1 + \bar{D}_3 D_2 D_0$$

$$b = \bar{D}_3 \bar{D}_2 + \bar{D}_2 \bar{D}_1 + \bar{D}_3 \bar{D}_1 \bar{D}_0 + \bar{D}_3 D_1 D_0$$

$$c = \bar{D}_3 D_2 + \bar{D}_2 \bar{D}_1 + \bar{D}_3 D_0$$

$$d = \bar{D}_2 \bar{D}_1 \bar{D}_0 + \bar{D}_3 \bar{D}_2 D_1 + \bar{D}_3 D_1 \bar{D}_0 + \bar{D}_3 D_2 \bar{D}_1 D_0$$

$$e = \bar{D}_2 \bar{D}_1 \bar{D}_0 + \bar{D}_3 D_1 \bar{D}_0$$


$$f = \bar{D}_2 \bar{D}_1 \bar{D}_0 + \bar{D}_3 D_2 \bar{D}_1 + \bar{D}_3 D_2 \bar{D}_0 + D_3 \bar{D}_2 \bar{D}_1$$

$$g = \bar{D}_3 \bar{D}_2 D_1 + \bar{D}_3 D_2 \bar{D}_1 + D_3 \bar{D}_2 \bar{D}_1 + \bar{D}_3 D_1 \bar{D}_0$$


IV. PROCEDURE:

Section 1:


1. Open Xilinx Vivado and in the **Xilinx-Project Navigator** window, Quick start, **New Project**.
2. Choose “RTL Project” and check the “Do not specify sources at this time” as we will configure all the settings manually through the navigator from inside the project.




3. Select **New Source...** and the **New** window appears. In the New window, choose Schematic, type your file name (such as *encoder_8to3*) in the File Name editor box, click on OK, and then click on the Next button.



4. In the **Xilinx - Project Navigator** window, select the following
 - Category: “General Purpose”
 - Family: “Artix-7”
 - Package: “cpg236”
 - Speed: “-1”
 - Choose “xc7a35tcpg236-1” that corresponds to the board we are using.
 - Then Choose Finish.



5. The Define Module Window that will appear, we will choose the input and output labels for the gates under investigation in this experiment.



Define a module and specify I/O Ports to add to your source file.
For each port specified:
MSB and LSB values will be ignored unless its Bus column is checked.
Ports with blank names will not be written.

Module Definition

Entity name:

Architecture name:

I/O Port Definitions

Port Name	Direction	Bus	MSB	LSB
din	in	<input checked="" type="checkbox"/>	7	0
dout	out	<input checked="" type="checkbox"/>	2	0

Buttons: ? OK Cancel

6. In the “*encoder_8to3.vhd*” created file, type the gates equivalent VHDL code as follows and then save the file.


```

34 entity encoder_8to3 is
35     Port ( din : in STD_LOGIC_VECTOR (7 downto 0);
36           dout : out STD_LOGIC_VECTOR (2 downto 0));
37 end encoder_8to3;
38
39 architecture Behavioral of encoder_8to3 is
40
41     begin
42     dout <= "000" when (din="10000000") else
43             "001" when (din="01000000") else
44             "010" when (din="00100000") else
45             "011" when (din="00010000") else
46             "100" when (din="00001000") else
47             "101" when (din="00000100") else
48             "110" when (din="00000010") else
49             "111";
50
51 end Behavioral;
52

```



- Next, we need to add To add a constraint file with the ".xdc" extension, as following: Go to "Flow Navigator" and from "Project Manager" select "Add Sources" then "Add or create constraints". Next, choose "Create File" and enter the file name "lab_2" then "OK" followed by "Finish".



- Then, we need to get a template xdc file that is going to be edited according to the different experiments. Google "basys 3 xdc file" and choose the "xilinx" link that


appears (https://www.xilinx.com/support/documentation/university/Vivado-Teaching/HDL-Design/2015x/Basys3/Supporting%20Material/Basys3_Master.xdc). Copy the whole file and paste it into the “port_assign.xdc” that you have just created in the last step. Then uncomment and edit the input Switches and the output LEDs as in the next step.

```
11  ## Switches
12  set_property PACKAGE_PIN V17 [get_ports {din[0]}]
13      set_property IOSTANDARD LVCMOS33 [get_ports {din[0]}]
14  set_property PACKAGE_PIN V16 [get_ports {din[1]}]
15      set_property IOSTANDARD LVCMOS33 [get_ports {din[1]}]
16  set_property PACKAGE_PIN W16 [get_ports {din[2]}]
17      set_property IOSTANDARD LVCMOS33 [get_ports {din[2]}]
18  set_property PACKAGE_PIN W17 [get_ports {din[3]}]
19      set_property IOSTANDARD LVCMOS33 [get_ports {din[3]}]
20  set_property PACKAGE_PIN W15 [get_ports {din[4]}]
21      set_property IOSTANDARD LVCMOS33 [get_ports {din[4]}]
22  set_property PACKAGE_PIN V15 [get_ports {din[5]}]
23      set_property IOSTANDARD LVCMOS33 [get_ports {din[5]}]
24  set_property PACKAGE_PIN W14 [get_ports {din[6]}]
25      set_property IOSTANDARD LVCMOS33 [get_ports {din[6]}]
26  set_property PACKAGE_PIN W13 [get_ports {din[7]}]
27      set_property IOSTANDARD LVCMOS33 [get_ports {din[7]}]


## LEDs
set_property PACKAGE_PIN U16 [get_ports {dout[0]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {dout[0]}]
set_property PACKAGE_PIN E19 [get_ports {dout[1]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {dout[1]}]
set_property PACKAGE_PIN U19 [get_ports {dout[2]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {dout[2]}]
```



9. From the tool tab choose the play button and then “Run Implementation”. Select “Number of jobs” =1 and then press OK.
10. The implementation errors window will appear if any or the successfully completed window. From this window select “Generate Bitstream” and then OK. This will make the software generate “.bin” file to be used in programming the hardware BAYAS 3.



11. The next window will appear in which choose “Open Hardware Manger”, connect the Hardware Kit to the USB port and then press OK.



12. From the window appears, select the “.bin” file from the Project you create by browsing for the generated “.bit file” under the “.runs” folder and program the board then press OK.
13. Check your board and fill the truth table,

Input								Output		
din ₀	din ₁	din ₂	din ₃	din ₄	din ₅	din ₆	din ₇	dout ₀	dout ₁	dout ₂
X	X	X	X	X	X	X	X			
H	H	H	H	H	H	H	H			
L	H	H	H	H	H	H	H			
X	L	H	H	H	H	H	H			
X	X	L	H	H	H	H	H			
X	X	X	L	H	H	H	H			
X	X	X	X	L	H	H	H			
X	X	X	X	X	L	H	H			
X	X	X	X	X	X	L	H			
X	X	X	X	X	X	X	L			

14. List your comments from last step

Checked by _____ Date _____

Section 2:

1. Follow section 1 from step 1 to 4 but use a different project and source name (such as *deco_7seg*).
2. The Define Module Window that will appear, we will choose the input and output labels for the gates under investigation in this experiment.

Define a module and specify I/O Ports to add to your source file.
For each port specified:
MSB and LSB values will be ignored unless its Bus column is checked.
Ports with blank names will not be written.

Module Definition

Entity name:

Architecture name:

I/O Port Definitions

Port Name	Direction	Bus	MSB	LSB
l	in	<input checked="" type="checkbox"/>	3	0
a	out	<input type="checkbox"/>	0	0
b	out	<input type="checkbox"/>	0	0
c	out	<input type="checkbox"/>	0	0
d	out	<input type="checkbox"/>	0	0
e	out	<input type="checkbox"/>	0	0
f	out	<input type="checkbox"/>	0	0
g	out	<input type="checkbox"/>	0	0

OK Cancel

3. In the “*encoder_8to3.vhd*” created file, type the gates equivalent VHDL code as follows and then save the file.

```

34 entity dec_7seg is
35     Port ( I : in STD_LOGIC_VECTOR (3 downto 0);
36           Anode_Activate : out STD_LOGIC_VECTOR (3 downto 0);
37           a : out STD_LOGIC;
38           b : out STD_LOGIC;
39           c : out STD_LOGIC;
40           d : out STD_LOGIC;
41           e : out STD_LOGIC;
42           f : out STD_LOGIC;
43           g : out STD_LOGIC;
44           dp : out STD_LOGIC);
45 end dec_7seg;
46
47 architecture Behavioral of dec_7seg is
48
49     begin
50     dp <= '0';
51     Anode_Activate <= "1110";
52     --a <= '0';
53     --b <= '0';
54     --c <= '1';
55     --d <= '0';
56     --e <= '0';
57     --f <= '1';
58     --g <= '0';
59     a <=NOT((not I(2) and not I(0)) or (I(1)) or (I(2) and I(0)) or (I(3)));
60     b<= NOT((not I(2)) or (not I(1) and not I(0)) or (I(1) and I(0)));
61     c <= NOT((not I(1)) or I(0) or I(2));
62     d <=NOT((not I(2) and not (I(0))) or (not I(2) and I(1)) or (I(2) and not I(1) and I(0)) or (I(1) and not I(0)) or (I(3)));
63     e <= NOT((not I(2) and not (I(0))) or ( I(1) and not (I(0))));
64     f <= NOT((not I(1) and not (I(0))) or ( I(2) and not (I(1))) or (I(2) and not (I(0))) or I(3));
65     g <=NOT((not I(2) and (I(1))) or (I(2) and not (I(1))) or I(3) or (I(2) and not (I(0))));
66 end Behavioral;

```

4. Start a test bench as follows

```

1 | LIBRARY ieee;
2 | USE ieee.std_logic_1164.ALL;
3 |
4 | ENTITY test_b IS
5 | END test_b;
6 |
7 | ARCHITECTURE bench OF test_b IS
8 |
9 | COMPONENT dec_7seg
10 |     PORT (
11 |         I : in STD_LOGIC_VECTOR (3 downto 0);
12 |         a : out STD_LOGIC;
13 |         b : out STD_LOGIC;
14 |         c : out STD_LOGIC;
15 |         d : out STD_LOGIC;
16 |         e : out STD_LOGIC;
17 |         f : out STD_LOGIC;
18 |         g : out STD_LOGIC;
19 |         dp : out STD_LOGIC);
20 | END COMPONENT;
21 |
22 | signal I : std_logic_vector(3 downto 0) := "0000" ;
23 | signal a : std_logic ;
24 | signal b : std_logic;
25 | signal c : std_logic;
26 | signal d : std_logic;
27 | signal e : std_logic;
28 | signal f : std_logic;
29 | signal g : std_logic;
30 | signal dp : std_logic;
31 |
32 | BEGIN
33 |
34 |     uut: dec_7seg PORT MAP (
35 |         I => I,
36 |         a => a,
37 |         b => b,
38 |         c => c,
39 |         d => d,
40 |         e => e,
41 |         f => f,
42 |         g => g,
43 |         dp => dp
44 |     );
45 |
46 |     stim_proc: process
47 |     begin
48 |         wait for 100 ns;
49 |
50 |         I <= "0000"; -- check 0 and 0 = 1
51 |         wait for 10 ns;
52 |         I <= "0001"; -- check 0 and 0 = 1
53 |         wait for 10 ns;

```

```

54 |         I <= "0010"; -- check 0 and 0 = 1
55 |         wait for 10 ns;
56 |         I <= "0011"; -- check 0 and 0 = 1
57 |         wait;
58 |     end process;
59 | END;

```

5. What is your observation ?

6. Next, we need to add To add a constraint file with the ".xdc" extension, as following:

Go to "Flow Navigator" and from "Project Manager" select "Add Sources" then "Add or create constraints". Next, choose "Create File" and enter the file name "lab_2" then "OK" followed by "Finish".

7. Then, we need to get a template xdc file that is going to be edited according to the different experiments. Google "basys 3 xdc file" and choose the "xilinx" link that appears (https://www.xilinx.com/support/documentation/university/Vivado-Teaching/HDL-Design/2015x/Basys3/Supporting%20Material/Basys3_Master.xdc). Copy the whole file and paste it into the "port_assign.xdc" that you have just created in the last step. Then uncomment and edit the input Switches and the output LEDs as in the next step.

```

11 | ## Switches
12 | set_property PACKAGE_PIN V17 [get_ports {I[0]}]
13 |     set_property IOSTANDARD LVCMOS33 [get_ports {I[0]}]
14 | set_property PACKAGE_PIN V16 [get_ports {I[1]}]
15 |     set_property IOSTANDARD LVCMOS33 [get_ports {I[1]}]
16 | set_property PACKAGE_PIN W16 [get_ports {I[2]}]
17 |     set_property IOSTANDARD LVCMOS33 [get_ports {I[2]}]
18 | set_property PACKAGE_PIN W17 [get_ports {I[3]}]
19 |     set_property IOSTANDARD LVCMOS33 [get_ports {I[3]}]
20 |

```


```

83  ##7 segment display
84  set_property PACKAGE_PIN W7 [get_ports {a}]
85      set_property IOSTANDARD LVCMOS33 [get_ports {a}]
86  set_property PACKAGE_PIN W6 [get_ports {b}]
87      set_property IOSTANDARD LVCMOS33 [get_ports {b}]
88  set_property PACKAGE_PIN U8 [get_ports {c}]
89      set_property IOSTANDARD LVCMOS33 [get_ports {c}]
90  set_property PACKAGE_PIN V8 [get_ports {d}]
91      set_property IOSTANDARD LVCMOS33 [get_ports {d}]
92  set_property PACKAGE_PIN U5 [get_ports {e}]
93      set_property IOSTANDARD LVCMOS33 [get_ports {e}]
94  set_property PACKAGE_PIN V5 [get_ports {f}]
95      set_property IOSTANDARD LVCMOS33 [get_ports {f}]
96  set_property PACKAGE_PIN U7 [get_ports {g}]
97      set_property IOSTANDARD LVCMOS33 [get_ports {g}]
98  |
99  set_property PACKAGE_PIN V7 [get_ports {dp}]
100      set_property IOSTANDARD LVCMOS33 [get_ports {dp}]
101
102  set_property PACKAGE_PIN U2 [get_ports {Anode_Activate[0]}]
103      set_property IOSTANDARD LVCMOS33 [get_ports {Anode_Activate[0]}]
104  set_property PACKAGE_PIN U4 [get_ports {Anode_Activate[1]}]
105      set_property IOSTANDARD LVCMOS33 [get_ports {Anode_Activate[1]}]
106  set_property PACKAGE_PIN V4 [get_ports {Anode_Activate[2]}]
107      set_property IOSTANDARD LVCMOS33 [get_ports {Anode_Activate[2]}]
108  set_property PACKAGE_PIN W4 [get_ports {Anode_Activate[3]}]
109      set_property IOSTANDARD LVCMOS33 [get_ports {Anode_Activate[3]}]
...


```



8. From the tool tab choose the play button and then “Run Implementation”. Select ”Number of jobs” =1 and then press OK.
9. The implementation errors window will appear if any or the successfully completed window. From this window select “Generate Bitstream” and then OK. This will make the software generate “.bin” file to be used in programing the hardware BAYAS 3.



10. The next window will appear in which choose “Open Hardware Manger”, connect the Hardware Kit to the USB port and then press OK.



11. From the window appears, select the “.bin” file from the Project you create by browsing for the generated “.bit file” under the “.runs” folder and program the board then press OK.

12. Check your board for the 7-segment display.

Checked by _____ Date _____

V. Questions:

- 1.) Priority encoders are much more common than non-priority encoders. What do you think the reasons are for that?
- 2.) Which bit has the highest priority? I_0 or I_9 ? (Why is there no EO input in the decimal-to-BCD encoder?)
- 3.) If a common-anode 7-segment is used, what modifications must you make on the project design in Section III? If you have more than one, list them all.
- 4.) Name two applications for encoders.